A. Saeed, “Design, Synthesis, and Testbench Verification of High Order Decoder Circuits Using VerilogHDL”, jmmf, vol. 71, no. 4, pp. 520–522, Jun. 2023.