Vijay A, Duari C, Sharma MK, Garg L, Singh AK. CMOS Analog Multipliers : Low Power Design Strategies and the Impact of Threshold Voltage Variations. jmmf [Internet]. 2023 Jun. 1 [cited 2024 Apr. 28];71(4):502-7. Available from: http://www.informaticsjournals.com/index.php/jmmf/article/view/33921