Saeed, A., A. Ali, A. Saeed, I. Hassan, N. K. Shukla, M. Abdul Muqeet, and S. Birla. “Design, Synthesis, and Testbench Verification of High Order Decoder Circuits Using VerilogHDL”. Journal of Mines, Metals and Fuels, vol. 71, no. 4, June 2023, pp. 520-2, doi:10.18311/jmmf/2023/33929.