[1]
A. Vijay, C. Duari, M. K. Sharma, L. Garg, and A. K. Singh, “CMOS Analog Multipliers : Low Power Design Strategies and the Impact of Threshold Voltage Variations”, jmmf, vol. 71, no. 4, pp. 502–507, Jun. 2023.