Saeed, A., Ali, A., Saeed, A., Hassan, I., Shukla, N. K., Abdul Muqeet, M. and Birla, S. (2023) “Design, Synthesis, and Testbench Verification of High Order Decoder Circuits Using VerilogHDL”, Journal of Mines, Metals and Fuels, 71(4), pp. 520–522. doi: 10.18311/jmmf/2023/33929.