Saeed, A.; Ali, A.; Saeed, A.; Hassan, I.; Shukla, N. K.; Abdul Muqeet, M.; Birla, S. Design, Synthesis, and Testbench Verification of High Order Decoder Circuits Using VerilogHDL. jmmf 2023, 71, 520-522.