Design, Synthesis, and Testbench Verification of High Order Decoder Circuits Using VerilogHDL
DOI:
https://doi.org/10.18311/jmmf/2023/33929Keywords:
Decoders, FPGA, IOB, Logic Block, Logic Delay, Rout Delay, VerilogHDL.Abstract
The decoder is an integral part of modern memory, processors. In this work, a 5 to 32 and 6 to 64 decoders have been designed and characterized using low-order decoders for the state-of-the-art digital systems. The Design and Synthesis work have been executed at the Register Transfer Level (RTL) and the Testbench based Verification has been performed to ensure the functional correctness of the designs with timing constraints. RTL Coding is done at VerilogHDL Std. IEEE 1364-2001 and IEEE 1364-2005. It is observed that the 5 to 32 and 6 to 64 order decoders utilize the highest 15% and 30% bonded IOBs where the 2 to 4 decode 2% only. It is found that the 6 to 64 decoders have 5% higher delay to 5 to 32 decoders whereas the 5 to 32 decoder has 5.5% more logic delay and 9.1% less route delay as compared to the 6 to 64 decoders.
Downloads
Metrics
Downloads
Published
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
References
Sherizadeh, R., & Navimipour, N. J. (2018): Designing a 2-to-4 decoder on nanoscale based on quantum-dot cellular automata for energy dissipation improving. Optik, 158, 477-489.
Sherizadeh, R., & Navimipour, N. J. (2018): Designing a 2-to-4 decoder on nanoscale based on quantum-dot cellular automata for energy dissipation improving. Optik, 158, 477-489.
Kumar, M., & Sasamal, T. N. (2017): An Optimal design of 2-to-4 Decoder circuit in coplanar Quantum-dot cellular automata. Energy Procedia, 117, 450-457.
Gupta, N., Parihar, P., & Neema, V. (2018): Application of source biasing technique for energy efficient DECODER circuit design: memory array application. Journal of Semiconductors, 39(4), 045001.
Mano, M. M. (2017). Digital logic and computer design. Pearson Education India.
Smith, D. J. (1998): HDL Chip Design: A practical guide for designing, synthesizing and simulating ASICs and FPGAs using VHDL or Verilog. Doone publications.
Palnitkar, S. (2003): Verilog HDL: a guide to digital design and synthesis (Vol. 1). Prentice Hall Professional.