A novel filter for three-phase power factor correction voltage feedback loop under heavy DC voltage ripple condition

THD and the amplitude balance of three-phase input current are an important index for the performance of three-phase power factor correction (PFC). In general, when the hardware and the load of three-phase PFC are confirmed, the THD and amplitude balance of three-phase input current mainly depend on voltage and current feedback loop of PFC. Firstly, this paper designs the traditional voltage and current feedback loop for three-phase PFC according to traditional small signal theory. Secondly, this paper studies the designing difficulty of large dc voltage ripple for PFC voltage controller and puts forward a new dc voltage ripple filter which can eliminate the ac component of sampling dc bus voltage. Finally, this paper proposes a novel filter with dc voltage ripple frequency adaption function to copy with the change of the output inverter frequency. With the help of the proposed algorithm the distortion of three-phase 3 input current reference decreases rapidly, therefore, the low THD and good amplitude balance of three phase input current will be achieved.

Keywords: PFC, filter, harmonic, THD (total harmonic distortion)

1. Introduction

The objective of power factor correction (PFC) is to force the input current in phase with the line voltage. Boost circuit is an excellent choice for the power stage of a power factor corrector because the inductor current of boost can be designed in continuous mode which produces the lowest level of conducted noise and the best input current waveform [1]. By the way of controlling the duty of boost circuit, the PFC feedback loop controls dc bus voltage around the dc voltage reference and forces input current in phase with the utility voltage. Therefore, the PFC feedback loop between dc voltage control and input current control has no decoupling function and has inter-disturbance between the voltage feedback loop and the current feedback loop. In order to get rid of the sampling ripple voltage in dc feedback sampling voltage, the bandwidth of voltage feedback loop has to decline. But with the drop of bandwidth the transient performance of PFC will become worse. By way of solving the contradiction many methods are put forward [1-4]. In addition the notch filter is studied [5-6]. But the notch filter can only filter the specified harmonic and has some disadvantages to feedback loop of PFC. A comb filter is also researched [7,8]. But it needs large calculating time and is not suitable for application. Anyhow, if a notch filter or comb filter is usually implemented without ripple voltage frequency adaption function. Therefore, this paper first designed the conventional PFC controller in terms of traditional small signal theory. Then a novel harmonic suppression filter with ripple voltage frequency adaption function is put forward and its feasibility is confirmed in theory. Finally the simulation results verify the theoretical analysis and the validity of the control scheme.

Design of tradition PFC feedback loop

Fig.1 shows a single-phase output inverter with three-phase input topology with three PFC circuits. Because the sum of three-phase instantaneous input power is almost dc component but the output power is ac component. According to energy conservation theory this inverter with three-phase input single-phase output topology causes large ripple voltage which usually causes high THD and the serious amplitude unbalance of three-phase current. Because three boost circuits are same and independent, then this paper only analyzes the boost circuit in phase A. In phase A PFC circuit, the input current \(i_a\) is controlled by changing the conduction time of transistor \(Q_a\). When transistor \(Q_a\) is on, the power supply is short-circuited through the inductor \(L_a\); when transistor \(Q_a\) is turned off, the inductor current \(i_a\) cannot be interrupted abruptly and flows through diode \(D_a\), charging dc bus capacitor \(C\).

According to the on and off state, this paper can get state-space average equation of A phase boost circuit is shown as follows:

\[
\begin{align*}
L_a \frac{di_a}{dt} &= V_a - V_{dc} (1 - D_a) \\
C \frac{dv_a}{dt} &= i_a (1 - D_a) - \frac{V_{dc}}{Z_a}
\end{align*}
\]

(1)
where $V_{a}$, $i_{a}$, $V_{dc}$, $Z_{a}$, $D_{a}$ stand for utility voltage, inductor current, dc voltage, equivalent load and duty in A phase respectively. Considering the perturbation at $i_{a}$, $V_{dc}$ and $D_{a}$ in terms of small signal theory [9,10], this paper defines $t_{a} = \hat{i}_{a} + i_{a}$, $V_{dc} = \hat{V}_{dc} + \hat{V}_{dc}$, $D_{a} = \hat{D}_{a} + D_{a}$, ignores the second order components and does Laplace transform to the perturbation functions. Finally the transfer of the inductor current perturbation $\hat{i}_{a}(s)$ to the switching perturbation $\hat{D}_{a}(s)$ and the transfer of dc voltage perturbation $\hat{V}_{dc}(s)$ to the inductor current perturbation can be achieved as following:

$$\frac{\hat{i}_{a}(s)}{\hat{D}_{a}(s)} = \frac{(C_{dc}Z_{a}S + 2)\hat{V}_{dc}}{L_{a}C_{Z_{a}}S^{2} + I_{dc}S + 0 - D_{a}^{2}Z_{a}}$$

$$\frac{\hat{V}_{dc}(s)}{\hat{i}_{a}(s)} = \frac{Z_{a}(1 - D_{a})^{2} - I_{dc}S}{(1 - D_{a})(2 + C_{dc}Z_{a}S)}$$  \(\text{... (2)}\)

Supposing the dc bus voltage reference is 360V, the nominal inductance $L_{a}$ is 1.2mH, the dc bus capacitance $C_{dc}$ is 6000uF, the switching frequency is 20 kHz, and the total output power of three-phase PFC is 8000W. So the equation (2) can be written as following:

$$\frac{\hat{i}_{a}(s)}{\hat{D}_{a}(s)} = \frac{105S + 720}{0.3499*10^{-3}S^{2} + 1.2*10^{-3}S + 7.39}$$

$$\frac{\hat{V}_{dc}(s)}{\hat{i}_{a}(s)} = \frac{7.39 - 1.2*10^{-3}S}{1.22 + 0.1779S}$$  \(\text{... (3)}\)

As we all know that the PFC usually adopts double feedback loop controlling scheme to regulate the input current in phase with the input utility voltage. The output of the voltage feedback loop is $V_{m}$ which represents the conductance of the total boost circuits. $V_{m}$ is required to be constant value at steady state, so this paper has to damp the dc voltage ripple by the voltage feedback loop. Usually, the bandwidth of the voltage feedback loop is required to be designed at about 25Hz, but too low band-width may worsen transient response. As a result, this paper makes compromise between the steady behaviour and the transient response.

The band-width of current feedback loop $f_{c}$ should be smaller than the ratio between the switching frequency $f_{sw}$ and $2\pi$ ($f_{c} < f_{sw}/2\pi$). Considering the delay and the nonlinear factors in the controlling system, this paper designs the band-width of the current feedback loop at around 2.5 kHz. Taking the precision of controller into account the sequence of controller is that the current loop controller should be first designed. At last for voltage loop controller an assumption should be made that the zero point $(Z_{a}(1 - D_{a})^{2}/L_{a})$ in $\hat{V}_{dc}(s)/\hat{i}_{a}(s)$ is very far from virtual axis, so the influence of the zero point can be ignored in the PFC voltage feedback loop.

Because PFC is nonlinear control, we should consider input utility voltage for different phase and amplitude, different load, the inductor value in different current, and so on. Based on that, this paper should analyze its different working condition. If the controller meets the steady requirements for all the conditions mentioned above, we can say that the controller is practical. So, this paper only shows a bode plot of voltage and current loop at full resistance load condition. The voltage controller $G_{v}(s)$ and the current controller $G_{i}(s)$ are show in formula (4):

$$G_{v}(s) = \frac{1270(s + 24)}{s(s + 300)}$$

$$G_{i}(s) = \frac{2040(s + 7200)}{s(s + 39990)}$$  \(\text{... (4)}\)

The open loop bode plot of the voltage feedback loop and the current feedback loop are shown in Figs.2 and 3 individually.

### 3. Digital filter for voltage feedback loop

The specified transfer function of the second-order BPF in the Laplace domain is expressed as:

$$\text{BPF} = \frac{k\omega_{n}s}{s^{2} + k\omega_{n}s + \omega_{n}^{2}}$$  \(\text{... (5)}\)

Where $\omega_{n}$ is the natural angular frequency which should be equal to the frequency of dc voltage ripple and $k$ is a coefficient deciding the bandwidth of the BPF.
The bode plot of the BPF \( \omega_n = 200\pi \) is shown in Fig.4. It is obvious to see that the filter shows itself as unit gain with zero phase-shift at 100Hz. the smaller value of \( k \) will have a narrower window at 100 Hz. In addition, the low frequency and high frequency utility voltage harmonics are significantly reduced rapidly with small value of \( k \).

According to formula (5) the proposed three-phase PFC block diagram with novel filter dc eliminating voltage ripple structure is shown in Fig.5. Therefore, making use of BPF in dc bus voltage feedback loop can attenuate the dc voltage ripple synchronously.

4. DC bus voltage ripple frequency adaptation algorithm

Since the frequency of dc voltage ripple is two times the output inverter frequency in this three-phase input and single-phase output topology. If the frequency of output inverter changes the frequency of dc voltage ripple will be variable synchronously. Therefore, the parameter \( \omega_n \) in BPF should be updated as soon as possible. A feasible frequency adaptation algorithm should be studied so as to broaden the range of applications of the proposed dc voltage ripple filter. A full-pass filter (APF) \( \frac{s - \omega_n}{s + \omega_n} \) is used to realize ripple frequency adaptation algorithm.

The bode plot of the APF \( \omega_n = 200\pi \) is shown in Fig.6. On the assumption that an extra phase lock loop track the phase of output inverter voltage with 50Hz frequency which can cause dc voltage ripple of 200\( \pi \) Hz frequency in topology of Fig.1. Therefore the phase lock signal \( \cos(\alpha) \) act as the input of the APF, then the output signals of the APF can be expressed as, \( \cos(\alpha - \sigma) \) where \( \sigma \) is the delay angle of APF at \( \omega_n \) is equal to 200\( \pi \).

According to Fig.6, if the estimated frequency of the filter \( \omega_n^* \) is equal to the real frequency of dc ripple voltage, then \( \cos(\alpha - \sigma) \) will be equal to \( \sin\alpha \). Therefore, if the estimated frequency \( \omega_n^* \) is bigger than the dc voltage ripple frequency the lag phase \( \sigma \) will be smaller than 90\(^\circ\), which means that the phase of \( \cos(\alpha - \sigma) \) is in front of the phase of \( \sin\alpha \). On the other hand, if \( \omega_n^* \) is smaller than dc bus voltage ripple frequency, the lag phase \( \sigma \) will be larger than 90\(^\circ\), which means that the phase of
\[ \cos(\alpha - \sigma) \] lag behind the phase of \( \sin \alpha \).

Then, the error between \( \sin \alpha \) and \( \cos(\alpha - \sigma) \) can be used to estimate the dc voltage ripple angular frequency at zero-crossing point of \( \sin \alpha \) adopting the following law using an integral controller, as shown in Fig.7.

Further, the dc voltage ripple frequency adaptation algorithm can be induced to the following relationship between the estimated angular frequency and the dc voltage ripple frequency. Then, will be updated at zero-crossing point of.

\[
\hat{\omega}_n = \omega_f + \frac{k_i \text{sign} [\sin \alpha - \cos(\alpha - \sigma)]}{s} [\sin \alpha - \cos(\alpha - \sigma)] \ldots \tag{6}
\]

Where the dc voltage ripple frequency \( \omega_f \) is only a feed-forward component, and \( k_i \) is the integral coefficient for the frequency adaption feedback loop. At positive zero crossing point the integral coefficient for the frequency adaption feedback loop is \( k_i \), otherwise at negative zero crossing point the integral coefficient for the frequency adaption feedback loop is \(-k_i\). The frequency adaptation integral controller calculates twice at every utility period.

Therefore, the control block diagram of the new dc voltage ripple filter arithmetic with frequency adaptation function for the three-phase PFC topology in Fig.1 is shown in Fig.8.

With the help of the new dc voltage filter the ac component is cancelled in from the dc sampling voltage and the pure dc component is reserved. Therefore, for the voltage feedback loop of PFC the effect...
influenced by the dc voltage fluctuating is eliminated.

5. Simulation

In order to verify the proposed algorithm, simulations are implemented by the S-function in Matlab/Simulink. The main simulation parameters are same as mentioned above, in addition, the coefficient $k$ in BPF is 0.1, the integral coefficient in frequency adaption is 0.6. To show the promising behaviours of the proposed method, two different utility frequency operation conditions are considered in the following simulation.

As has been mentioned above, an inverter with three-phase input and single-phase output has been built by Matlab/Simulink combined with controller written by C language to verify the analysis. Fig.9 shows the dc voltage waveform on the condition of 50Hz utility. Figs.10 and 11 show the difference of three phase 50Hz input current removing or adding the dc voltage filter. Fig.12 shows the dc voltage waveform on the condition of 55Hz utility. Figs.13 and 14 show the difference of three phase 55Hz input current removing or adding the dc voltage filter.

According the simulation waveforms the proposed dc voltage ripple filter has satisfactory performances at different frequency of dc ripple voltage.

6. Conclusion

This paper puts forward a novel three-phase dc voltage ripple filter with ripple voltage frequency adaption function in order to suppress the large dc voltage ripple for dc voltage feedback loop of PFC. The proposed filter can eliminate the ac component in sampling dc voltage and simplify the design of the PFC voltage feedback loop. The filter only need small calculation and can be carried out easily. Finally the simulation results verify the control scheme.
7. References


